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Abstract—This paper presents a novel hybrid cascade CT/DT ΣΔ 
modulator suitable for the next generation of wireless 
communications. This novel ΣΔ modulator can achieve the 
adequate SNR level for Beyond-3G system communications by 
means of the combination of the advantage of CT and DT circuits 
and also to get an adequate topology for nanometer CMOS 
implementation. Simulation results (MATLAB/SIMULINK®), 
achieves a SNR=76 dB with an Equivalent Number of Bits 
ENOB=12.3 for a signal Bandwidth BW=10 MHz and sampling 
rate fs=320 MHz1.   
Keywords-Analog-digital convertion, continuos-time/discrete 
time sigma-delta (ΣΔ) modulation 
I.  INTRODUCTION 
In the last years, analog-to-digital converters (ADC) based 
on ΣΔ (ΣΔMs) have enhanced their performance due to the 
improvement in microelectronics manufacturing methods along 
with architectures that works in the DT domain. Along with 
this improvement in the performance, DT ΣΔM –typically 
Switched-Capacitor (SC) circuits- have progressed from 
sampling rates of few kHz to several MHz [1]; this evolution 
has been possible, in part, due to the relaxed linearity 
requirements on their building blocks. However, the main 
disadvantage is the high power consumption because DT ΣΔM 
needs an anti-aliasing filter [2].  In practice even when DT 
ΣΔM are suitable approaches for satisfying the requirements of 
several communication standards, DT techniques do not satisfy 
the requirements of those applications where high-resolution 
and speed are mandatory features, i.e. the so-called Beyond-3G 
wireless communication standards.  
On the other hand, CT ΣΔMs are suitable for fast operation 
(up to GHz range with low power consumption [2]) even when 
the nature of their implementation demands high linearity in 
the components of the architecture [2]; an advantage of CT 
ΣΔM is that includes an intrinsic anti-aliasing filter. Further, as 
described in [3], Beyond-3G applications will demand.                
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Figure 1 Block diagram of the proposed cascade hybrid ΣΔM. 
conversion rates higher than 100 Mb/s. Thus, combining the 
advantages of both DT and CT ΣΔMs, it is possible to develop  
modulators in a hybrid approach suitable for Beyond-3G 
wireless communication due to both, the SNR and the power 
reduction are adequate for these applications. Figure 1 shows 
the proposed architecture that consists in a 2-2 cascade 
configuration where the CT techniques are used to design the 
front-end stage and the DT techniques is focused to satisfy the 
requirements of the back-end stage. 
The contribution of this paper lies in the use of techniques 
to reduce the amplifiers output swing (OSW) in CT stage using 
Unity Signal Transfer Function (USTF) [3] and applying 
feedfoward [2]. Both approaches derivate in two benefits, first, 
lower power consumption and second, reduced linearity 
requirements for the CT amplifiers. As an illustrative 
application oriented to Beyond-3G, hybrid architecture for 
satisfying the WLAN wireless communication standard is 
presented. 
This paper is organized as follows. The DT/CT ΣΔM is 
presented in section II, where the most important design 
parameters are taken into account. Simulation results based on 
MATLAB/SIMULINK® are discussed in the same sections. 
The hybrid ΣΔM synthesis is presented in section III with the 
behavioral modeling and the analysis impact on the design at 
transistor level. Finally, section IV presents the conclusion of 
this work. 
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II. DT/CT DESIGN 
A. DT ΣΔM Design 
The block diagram of the conventional second-order DT 
ΣΔM is depicted in Fig. 2, where a, b and c are the design 
coefficients and kg is the gain for the 3-level quantizer. An 
advantage of this scheme is that only Forward-Euler (FE) 
integrators are used, which simplifies the SC implementation of 
the modulator and reduces its sensitivity in the circuit non-
idealities [4]. In order to get a suitable response with a Noise 
Transfer Function (NTF) given by (1-z-1)2 is necessary that 
b=2a and c=1/a. Hence the modulator has unique degree of 
freedom, a. for the design. 
In order to get a good balance between SNR, minimum 
output swing -for the first (OSWint1TD) and second integrators 
(OSWint2TD)- and keep the minimum distance between 
coefficient, a sweep for coefficient a is performed. Using an 
over sampling rate (OSR) of 16 and a Bw=10 MHz for WLAN 
application, the simulations results show that the SNR does not 
depend on coefficients value a only depend on the input power 
(Pi), as shown in Fig. 3, thus the SNR impact over coefficient a 
is null. So, coefficient a election must consider only the 
integrators OSW.  
Sweeping coefficient a and the frequency of the input 
sinusoid signal, the simulation result shows that OSWint1TD and 
OSWint2TD present a weak dependency on the input frequency. 
In order to present simplified data, just one input frequency is 
considered. Figure 4 depicted the ratio OSWint1TD/2A and also 
OSWint2TD/2A, when the input amplitude (A) is the maximum 
allowed for the quantizer; in this analysis the input frequency is 
equal to 1 MHz. 
Choosing the combination a=0.1, b=0.2 and c=10 the 
simulation results show that OSWint1TD/2A=0.270 and 
OSWint2TD/2A=1.395. It means that the main constraint for A is 
imposed by the OSWint2TD instead the quantizer. Considering 
nanometric technology, like CMOS 0.18 μm, in a full 
differential mode, a typical amplifier OSW is 1.6V restricting 
the maximum value for A up to 0.573 V allowing a maximum 
SNR of 54.58 dB. Finally, to corroborate the spectrum results, 
Fig. 5 shows the output spectrum for the DT modulator with A 
= 0.573 V and we can see the shape for the quantization error 
with a slope of 40 dB/decade, corresponded to a second-order 
ΣΔM.  
B. CT ΣΔM Design 
Using the impulse-invariant transformation with a Non- 
 
Figure 2. DT second-order ΣΔM. 
 
Figure 3. SNR versus coefficient a and versus Pi. 
 
 
Figure 4. OSWint1TD/2A and OSWint2TD/2A values for output DT 
integratators. 
Return-to-Zero (NRZ) quantizer, the proposed CT ΣΔM is 
showed in Fig. 6. This modulator presents the correction for the 
excess loop delay as showed in [2] to assert the stability, where 
it is represented by both the two D-latches and the extra 
feedback branch represented by kh. Coefficients h, i, j and k are 
coefficients design and kg is the gain for the 5-level quantizer. 
The main advantages of this scheme compared to the previous 
approaches [5]-[9] are the combination of a USTF and the 
feedfoward to reduce dramatically the amplifiers OSW.  
In order to obtain an output -for a second-order ΣΔM- with 
a NTF given by (1-z-1)2, is necessary to satisfy the following 
relations:  j=1/(hi) and k=5/(2hi), resulting two freedom 
degrees, represented by coefficients h and i. Sweeping h and i 
values as in the DT version, it is possible to choose a   good       
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Figure 5. Output spectrum for second-order DT Modulator. 
.  Figure 6. CT second-order ΣΔM. 
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Figure 7. SNR versus coefficient h and versus Pi. 
combination between SNR, minimum output swing for the first 
(OSWint1TC) and second integrators (OSWint2TC), minimum 
output swing for node U (OSWU), V (OSWV), W (OSWw), R 
(OSWR) and S (OSWS) and keep the minimum distance 
between coefficients. The simulation results show that the SNR 
has a unique dependency with h. Figure 7 shows SNR 
dependency versus the Pi and coefficient h. For the considered 
h range, the lower values for this coefficient restrict Pi to lower 
values, and the upper values allow a high Pi, thus the 
convenient h election must take into account the maximum Pi 
and the amplifier OSW. Simulation results show that OSWint1TC 
have a dependency on coefficients h, and i and the input 
frequency, but only the worst case for the OSWint1TC/2A ratio is 
presented in Fig. 8 when the input frequency reaches BW, and                           
.with.  
Figure 8. OSWint1TC/2A for the first ouput CT integrator. 
 
Figure 9. OSWint2TC/2A, OSWV/2A, OSWW/2A and OSWR/2A for the 
second integrator and nodes V, W and R. 
 
Figure 10. OSWU/2A and OSWS/2A for nodes U and S. 
A is the maximum value allowed for the quantizer. In addition, 
the sweeping results for the output of the second integrator and 
for nodes V, W and R exhibit dependency with coefficient h, 
an independency with coefficient i and a weak dependency 
with the input frequency, thus taking a sample for a input 
frequency of 1 MHz, the ratios OSWint2TC/2A, OSWV/2A, 
OSWW/2A and OSWR/2A are showed in Fig. 9. 
Finally, nodes S and U present a unique dependency with 
coefficient h, and a strong dependency with the input 
frequency. Considering the worst case, when the input 
frequency is equal to BW, the ratios OSWU/2A and OSWS/2A 
are showed in Fig. 10. 
Choosing h=0.9, i=1.35, j=0.82 and k=2.06 the results 
shows the following: OSWint1TC/2A=2.34, OSWint2TC/2A=3.34, 
OSWU/2A=3.21, OSWV/2A=0.65, OSWW/2A=1.35,                   
. 
                    . 
 
Figure 11. Output spectrum for second-order CT Modulator. 
OSWR/2A=2 and OSWS/2A=2.84. Thus, the main constraint 
for A is imposed by the OSWint2TC instead of the quantizer. 
Considering -like in DT- an OSW maximum of 1.6V, the 
maximum value allowed for A is 0.240V in order to avoid 
amplifiers saturation. It produces a maximum SNR of 40 dB. 
Finally to corroborate the design, Fig. 11 shows the output 
spectrum for the CT modulator for A = 0.240 V and the slope 
for the quantization error corresponds with a second-order 
ΣΔM. 
III. HYBRID ΣΔM SYNTHESIS 
The proposed hybrid cascade ΣΔM is the combination of 
the previous DT and CT designs and is depicted in Fig. 12, 
where kg1 and kg2 the gain of first- and second- quantizer, 
respectively, operates as conventional 2-2 cascade architecture 
so this ideally only the quantization error of the last stage 
remains, and it is shaped by a NTF whose order equal the sum 
of the respective orders of the two stages in the cascade [10]. In 
addition, the cascade configuration reduce the instability risk, 
because the order of each stage is low –usually one or two- [2]. 
The values for coefficients were chosen from the previous 
sections2. 
To obtain the output for the fourth-order ΣΔM showed in 
Fig. 1, is easy to demonstrate that H1(z)=z-2 and H2(z)=(1-z-1)2, 
then the output is given by:  
                   Y(z) = z-4X(z) + (1-z-1)4E2(z).                          (1) 
Figure 13 shows the SNR theoretical and the simulated 
versus the Pi. It reveals that the maximum value for A is 
678mV in order to avoid SNR degradation. By assuming this 
1value and the input frequency equal to BW -that correspond to 
the worst case- we obtain OSWint1TC/2A=2.59, 
                                                           
2 Practical implementation of Fig. 12 should incorporate Dynamic Element 
Matching (DEM) algorithms to compensate for the non-idealities of the multi-
bit feedback Digital-to-Analog Converters (DAC). This block is not included 
in Fig. 12 for sake of simplicity. 
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OSWint2TC/2A=2.84, OSWint1TD/2A=0.5, OSWint2TD/2A=1.34, 
OSWU/2A=3.55, OSWV/2A=0.62, OSWW/2A=1.59, 
OSWR/2A=2.36 and OSWS/2A=2.71, where the OSWU value 
restricts the maximum value according to A≤0.225V. 
 
Figure 12. Hybrid fourth-order ΣΔM. 
 
 
Figure 13. SNR versus Pi for the cascade hybrid ΣΔM. 
 
Figure 14. Output spectrum for fourth-order cascade hybrid ΣΔM. 
For A=0.225 V the maximum SNR is 76 dB. This SNR 
have a large margin for the rest of no-idealities omitted in this 
paper like the thermal and Flicker noise and clock jitter as well 
as the other amplifier parameters like linearity, finite DC gain 
and finite gain-bandwidth product. 
The output spectrum is showed in the Fig. 14 with an  
A=0.225, that correspond to a fourth-order ΣΔ because the 
quantization error exhibits a slope of 80 dB/decade like is 
exposed in (1).  
In order to know the impact of coefficients variation on the 
proposed architecture, a Montecarlo analysis has been 
performed. Figure 15 shows a 1000-sample Montecarlo 
simulation of the hybrid modulator considering a standard 
deviation of 1% in all coefficients design to assert the 
requirements imposed by the application. The statistical value 
for the mean is 75.48 dB, with a standard deviation of 1.46 dB.  
Considering a Gaussian distribution, the 99% of all the 
individuals have a SNR between 68.11dB and 82.85 dB and 
consequently is adequate for the WLAN application. 
 
 
Figure 15. Montecarlo simulation. 
IV. CONCLUSIONS 
 In this work a design of a novel hybrid fourth-order 2-2 
cascade ΣΔM for reduction power consumption and reduced 
impact in the circuit no-linearities was presented. Combining 
USTF and feedfoward strategies, a reduced amplifier OSW is 
obtained for CT stage. With the correction for the excess loop 
delay and with a cascade topology, the stability is guaranteed. 
Simulation results, using the common toolboxes of 
MATLAB/SIMULIK®, show an SNR of 76 dB for a BW of 10 
MHz at fs=320 MHz. In addition, the methodology exposed 
here helps to the comprehension of the first steps of the design 
flow by paying attention to amplifiers OSW over the entire 
rage of the frequency operation to avoid the saturation in the 
amplifiers implementation and contributes to reduce more the 
power consumption. Finally, this work presents a hybrid ΣΔM 
as a base for the so-called multi-rate hybrid ΣΔM.  
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